Freescale Semiconductor /MK61F15WS /ADC2 /PGA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PGA

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RESERVED0 (0)PGAOFSM 0RESERVED 0 (0000)PGAG0 (0)PGALPb 0 (0)PGACHPb 0RESERVED 0 (0)PGAEN 0RESERVED

PGACHPb=0, PGALPb=0, PGAG=0000, PGAOFSM=0, PGAEN=0

Description

ADC PGA register

Fields

RESERVED

no description available

PGAOFSM

PGA Offset Measurement

0 (0): PGA runs in normal operation.

1 (1): PGA runs in offset measurement mode.

RESERVED

no description available

PGAG

PGA gain setting

0 (0000): 1

1 (0001): 2

2 (0010): 4

3 (0011): 8

4 (0100): 16

5 (0101): 32

6 (0110): 64

7 (0111): Reserved

8 (1000): Reserved

9 (1001): Reserved

10 (1010): Reserved

11 (1011): Reserved

12 (1100): Reserved

13 (1101): Reserved

14 (1110): Reserved

15 (1111): Reserved

PGALPb

PGA low-power mode control

0 (0): PGA runs in low power mode.

1 (1): PGA runs in normal power mode.

PGACHPb

PGA chopping control

0 (0): Chopping enabled.

1 (1): Chopping disabled.

RESERVED

no description available

PGAEN

PGA enable

0 (0): PGA disabled.

1 (1): PGA enabled.

RESERVED

no description available

Links

()